Presentation at MPSoC 2008 This work was supported in part by NSF Award 0702617



June 23, 2008

Network-on-Chip for 3D Architectures

Vijaykrishnan Narayanan

Collaborators: C. Nicopoulos, R. Das, S. Eachempati, A. Mishra, J. Kim, Y. Xie, D. Park, C.R. Das



The Pennsylvania State University Department of Computer Science & Engineering Microsystems Design Lab (www.cse.psu.edu/~mdl)

Exploring 3D NoC Architectures

Investigation of several design options for 3D NoCs (Specifically, focus on the *inter-strata communication*)

- A 3D Symmetric NoC Architecture
- A 3D NoC-Bus Hybrid Architecture
- A Full 3D NoC Router
- 3D Dimensionally Decomposed (3D DimDe) Router
- Multilayer Router

































